

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



1012651

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

LITERATUUR KOPIËN



(11)

EP 0 827 010 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:

04.03.1998 Bulletin 1998/10

(51) Int. Cl.<sup>6</sup>: G02F 1/1343, G02F 1/1335

(21) Application number: 97115115.4

(22) Date of filing: 01.09.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE

(30) Priority: 30.08.1996 JP 230596/96

(71) Applicant: NEC CORPORATION  
Tokyo (JP)

(72) Inventors:

- Watanabe, Makoto  
Minato-ku, Tokyo (JP)
- Watanabe, Takahiko  
Minato-ku, Tokyo (JP)


(74) Representative:

Glawe, Delfs, Moll & Partner  
Patentanwälte  
Postfach 26 01 62  
80058 München (DE)

## (54) In-plane type liquid crystal display apparatus with increased numerical aperture

(57) In an in-plane liquid crystal display apparatus including a first transparent substrate (11) having a plurality of gate bus lines (GL<sub>i</sub>), a plurality of drain bus lines (DL<sub>i</sub>), a plurality of pixel electrodes (E<sub>ij</sub>) each connected via a switching element (Q<sub>ij</sub>) to one of the drain bus lines, and a common electrode (CE) on the first transparent substrate; a second transparent substrate (21); and a liquid crystal layer (3) interposed between the first and second transparent substrate, an optical shield layer (18, 18'), is formed on the first transparent substrate and covers the drain bus lines.

Fig. 5



EP 0 827 010 A2

## Description

### BACKGROUND OF THE INVENTION

#### Field of the Invention

The present invention relates to an in-plane liquid crystal display (LCD) apparatus.

#### Description of the Related Art

In an in-plane LCD apparatus, liquid crystal is driven by an electric field generated horizontally with respect to substrates (see U.S. Patent No. 3,807, 831 & JP-A-56-91277).

In a prior art in-plane liquid crystal display apparatus including a glass substrate a counter glass substrate, and a liquid crystal layer sandwiched thereby, a plurality of gate bus lines, a plurality of drain bus lines, a plurality of pixel electrodes each connected via a switching element to one of the drain bus lines, and a common electrode are formed on one of the glass substrates. Also, an optical shield layer is formed on the counter glass substrate and covers the drain bus lines. This will be explained later in detail.

In the prior art in-plane type LCD apparatus, however, since the optical shield layer is provided on the counter glass substrate, not on the glass substrate the optical shield layer needs to be large in view of the alignment accuracy between the glass substrate and the counter glass substrate. This substantially reduces the numerical aperture of the apparatus.

In addition, spurious weak lateral electric fields caused by the pixel electrodes and the drain bus lines are generated within the liquid crystal layer, which modulates a lateral electric field as a signal. As a result crosstalk is generated, thus remarkably reducing the display quality.

#### SUMMARY OF THE INVENTION

It is an object of the present invention to provide an in-plane type LCD apparatus capable of increasing the numerical aperture.

Another object is to provide an in-plane type LCD apparatus capable of enhancing the display quality.

According to the present invention, in an in-plane liquid crystal display apparatus including a first transparent substrate having a plurality of gate bus lines, a plurality of drain bus lines, a plurality of pixel electrodes each connected via a switching element to one of the drain bus lines, and a common electrode on the first transparent substrate; a second transparent substrate; and a liquid crystal layer interposed between the first and second transparent substrate, an optical shield layer, is formed on the first transparent substrate and covers the drain bus lines.

Thus, the optical shield layer is formed regardless

of the alignment accuracy between the two transparent substrates.

Also, a definite DC voltage is applied to the optical shield layer to enhance the display quality.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly understood from the description as set forth below, in comparison with the prior art, with reference to the accompanying drawings, wherein:

Fig. 1 is a cross-sectional view illustrating a prior art in-plane type LCD apparatus;

Fig. 2 is a plan view of the apparatus of Fig. 1;

Fig. 3 is a cross-sectional view illustrating an enlargement of the liquid crystal layer of Fig. 1 for explaining the generation of lateral electric fields;

Fig. 4 is a diagram illustrating panel of the in-plane type LCD apparatus of Fig. 1 for explaining the generation of crosstalk;

Fig. 5 is a cross-sectional view illustrating a first embodiment of the in-plane type LCD apparatus according to the present invention;

Fig. 6 is a plan view of the apparatus of Fig. 5;

Fig. 7 is a cross-sectional view illustrating an enlargement of the liquid crystal layer of Fig. 5 for explaining the generation of lateral electric fields;

Fig. 8 is a graph showing the crosstalk characteristics of the apparatus of Fig. 5;

Fig. 9 is a cross-sectional view illustrating a second embodiment of the in-plane type LCD apparatus according to the present invention;

Fig. 10 is a cross-sectional view illustrating an enlargement of the liquid crystal layer of Fig. 9 for explaining the generation of lateral electric fields; and

Fig. 11 is a graph showing the crosstalk characteristics of the apparatus of Fig. 9.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Before the description of the preferred embodiments, a prior art in-plane type LCD apparatus will be explained with reference to Figs. 1, 2, 3 and 4.

Fig. 1 is a cross-sectional view illustrating a prior art in-plane type LCD apparatus, and Fig. 2 is a plan view of the apparatus of Fig. 1. As illustrated in Figs. 1 and 2, reference numeral 11 designates a glass substrate on which a conductive layer 12 made of Cr or the like is formed. The conductive layer 12 is patterned to form a ladder type common electrode CE and scan bus lines (gate bus lines) such as GL<sub>i</sub>. Also, an insulating layer 13 made of silicon nitride is formed on the conductive layer 12. In this case, the insulating layer 13 serves as a gate insulating layer of a thin film transistor (TFT) Q<sub>ij</sub>. Further, an amorphous silicon pattern 14 (shown only in Fig. 2)

is formed only on the gate bus lines  $GL_{i-1}$ ,  $GL_i$ ,  $\dots$ . In addition, a conductive layer 5 is formed on the insulating layer 13 and the amorphous silicon pattern 14 and is patterned to form signal bus lines (drain bus lines) such as  $DL_j$  and pixel electrodes such as  $E_{ij}$ . Thus, the TFT such as  $Q_{ij}$  is formed by a gate electrode connected to the gate bus line  $GL_i$ , a drain electrode connected to the drain bus line  $DL_j$ , and a source electrode connected to the pixel electrode  $E_{ij}$ . Further, the pixel electrodes such as  $E_{ij}$  and the drain bus lines such as  $DL_j$  are covered by a passivation layer 16, and also, an orientation layer 17 is coated on the passivation layer 16, so that a rubbing operation is performed upon the orientation layer 17.

On the other hand, a counter glass substrate 21 is prepared, and an optical shield layer 22 made of  $Cr$  or  $Al$  is formed on the counter glass substrate 21. Also, red, green and blue color filters 23 are formed on the counter glass substrate 21 and the optical shield layer 22. Further a passivation resin layer 24 is formed on the color filters 23 and the optical shield layer 22, and also, an orientation layer 25 is coated on the passivation resin layer 24, so that a rubbing operation is performed upon the passivation resin layer 25. Note that the direction of the rubbing operation of the orientation layer 25 is the same as that of the orientation layer 17.

The above-assembled glass substrates 11 and 21 are adhered to each other with a predetermined spacing therebetween, and then, a liquid crystal layer 3 is inserted into this spacing.

After that, a polarization plate 41 is adhered to a surface of the glass substrate 11 on the opposite side of the liquid crystal layer 3. In this case, the polarization direction of the polarization plate 41 coincides with the rubbing direction of the orientation layers 17 and 25. On the other hand, a polarization plate 42 is adhered to a surface of the counter glass substrate 21 on the opposite side of the liquid crystal layer 3. In this case, the polarization direction of the polarization plate 42 is perpendicular to the rubbing direction of the orientation layers 17 and 25.

Thus, an in-plane type LCD apparatus is completed.

In the in-plane type LCD apparatus of Figs. 1 and 2, when a voltage is applied to the gate bus line  $GL_i$ , the TFT  $Q_{ij}$  is turned ON, so that charges are injected from the drain bus line  $DL_j$  via the TFT  $Q_{ij}$  to the pixel electrode  $E_{ij}$ . After the TFT  $Q_{ij}$  is turned OFF, the potential at the pixel electrode  $E_{ij}$  remains at the same level. On the other hand, a definite DC voltage is applied to the common electrode CE. Therefore, as indicated by X in Fig. 3, a lateral electric field is generated within the liquid crystal layer 3 by a difference in potential between the pixel electrode  $E_{ij}$  and the common electrode CE, so as to change retardation of liquid crystal in the liquid crystal layer 3. Thus, the change of the retardation liquid crystal as well as the optical property of the orientation plates 17 and 25 controls the transmission of light through the liquid crystal layer 3. In this case, the optical shield layer

22 covers a region of the liquid crystal layer 3 where the above-mentioned lateral electric field cannot be generated, thus preventing leakage of light through this region. In this case, the optical shield layer 22 covers the gate bus lines such as  $GL_i$  and the drain bus lines such as  $DL_j$ .

In the in-plane type LCD apparatus of Figs. 1 and 2, however, since the optical shield layer 22 is provided on the counter glass substrate 21, not on the glass substrate 11, the optical shield layer 22 needs to be larger in view of the alignment accuracy between the glass substrate 11 and the counter glass substrate 21. Note that this alignment accuracy is usually  $\pm 10 \mu m$ . This substantially reduces the numerical aperture of the apparatus.

In addition, as indicated by Y1 and Y2 in Fig. 3, spurious weak lateral electric fields caused by the pixel electrode  $E_{ij}$  and the drain bus lines  $DL_j$  and  $DL_{j+1}$  are generated within the liquid crystal layer 3, which modulates the lateral electric field as indicated by X in Fig. 3. As a result, as shown in Fig. 4, if a white window is displayed by making only the drain bus lines  $DL_{Y1}$  to  $DL_{Y2}$  high (=5V) while the gate bus lines  $GL_{X1}$  to  $GL_{X2}$  are scanned, crosstalk along a vertical direction is generated at the upper and lower sides of the white window since the above-mentioned modulation depends upon the potential at the drain bus lines. This remarkably reduces the display quality.

Fig. 5 is a cross-sectional view illustrating a first embodiment of the present invention, and Fig. 6 is a plan view of Fig. 5. In Figs. 5 and 6, an optical shield layer 18 made of  $Cr$  or  $Al$  and an insulating layer 19 made of silicon nitride are formed on the glass substrate 11 instead of the optical shield layer 22 of Figs. 1 and 2. Even in this case, the optical shield layer 18 covers a region of the liquid crystal layer 3 where lateral electric fields as indicated by X in Fig. 7 cannot be generated, thus, preventing leakage of light through this region. That is, the optical shield layer 18 covers the drain bus lines  $DL_j$ , the gate bus lines  $GL_i$  and portions between the drain bus lines and the common electrode CE.

In the in-plane type LCD apparatus of Figs. 5 and 6, since the optical shield layer 18 is provided on the glass substrate 11, not on the counter glass substrate 21, the optical shield layer 18 can be small, since it is unnecessary to consider the large alignment accuracy between the glass substrate 11 and the counter glass substrate 21. This substantially increases the numerical aperture of the apparatus.

In addition, as illustrated in Fig. 7, a DC voltage  $V_{os}$  is applied to the optical shield layer 18 to create electric fields as indicated by Z1 and Z2 in Fig. 7. The electric fields Z1 and Z2 are operated to lessen the electric fields Y1 and Y2 in Fig. 3, thus suppressing the crosstalk along a vertical direction. For example, as shown in Fig. 8, when the DC voltage  $V_{os}$  is negative, particularly, smaller than -10V, the modulation effect can be reduced, so that the amount of crosstalk is remarkably

reduced, thus enhancing the display quality.

In Fig. 9 which is a cross-sectional view illustrating a second embodiment of the present invention, the optical shield layer 18 of Fig. 5 is modified to an optical shield layer 18' which covers only portions between the drain bus lines such as  $DL_j$  and the common electrode CE. That is, an opening 18'a opposing a center portion of the drain bus line such as  $DL_j$  is perforated in the optical shield layer 18'. In this case, although the optical shield effect of the optical shield layer 18' is a little deteriorated as compared with the optical shield layer 18 of Fig. 5, the overlapping area between the optical shield layer 18' and the drain bus line  $DL_j$  can be reduced. As a result, a coupling capacitance C2 therebetween as shown in Fig. 10 is reduced as compared with the corresponding coupling capacitance C1 as shown in Fig. 7. This increases the propagation speed of signals on the data bus lines such as  $DL_j$ .

Further, as illustrated in Fig. 10, a DC voltage  $V_{os}$  is applied to the optical shield layer 18' to create electric fields as indicated by Z3 and Z4 in Fig. 1. The electric fields Z3 and Z4 are also operated to lessen the electric fields Y1 and Y2 in Fig. 3, thus suppressing the crosstalk along a vertical direction. In this case, as shown in Fig. 11, when the DC voltage  $V_{os}$  is smaller than -15V, the modulation effect can be reduced, so that the amount of crosstalk is remarkably reduced, thus enhancing the display quality.

As explained hereinabove, according to the present invention, since an optical shield layer is provided on the side of a glass substrate on the switching element side, the size of the optical shield layer can be reduced, thus increasing the numerical aperture. In addition, since the modulation of later electric fields by data bus lines is suppressed by application of a voltage to the optical shield, crosstalk can be suppressed, enhancing the display quality.

#### Claims

1. An in-plane liquid crystal display apparatus including a first transparent substrate (11) having a plurality of gate bus lines ( $GL_i$ ), a plurality of drain bus lines ( $DL_j$ ), a plurality of pixel electrodes ( $E_{ij}$ ) each connected via a switching element ( $Q_{ij}$ ) to one of said drain bus lines, and a common electrode (CE) on said first transparent substrate;

a second transparent substrate (21); and  
a liquid crystal layer (3) interposed between said first and second transparent substrate,  
said apparatus further comprising an optical shield layer (18, 18'), formed on said first transparent substrate, for covering said drain bus lines.

2. The apparatus as set forth in claim 1, wherein said conductive optical shield layer further covers said

gate bus lines.

3. The apparatus as set forth in claim 1, wherein said optical shield layer further covers portions between said drain bus lines and said common electrode.
4. The apparatus as set forth in claim 1, wherein an opening (18'a) is perforated in said optical shield layer, said opening opposing center portions of said drain bus lines.
5. The apparatus as set forth in claim 1, wherein said optical shield layer is conductive.
6. The apparatus as set forth in claim 5, wherein a definite DC voltage ( $V_{os}$ ) is applied to said optical shield layer.
7. The apparatus as set forth in claim 1, further comprising:

a first conductive layer (18, 18') formed on a first surface of said first transparent substrate, said first conductive layer forming said optical shield layer;

a first insulating layer (19) formed on said first conductive layer;

a second conductive layer (12) formed on said first insulating layer, said second conductive layer forming said gate bus lines and said common electrode;

a second insulating layer (13) formed on said second conductive layer;

a third conductive layer (15) formed on said second insulating layer, said third conductive layer forming said drain bus lines and said pixel electrode;

a third insulating layer (16) formed on said third conductive layer;

a first orientation layer (17) coated on said third insulating layer;

a first orientation layer (4) formed on a second surface of said first transparent substrate;

a fourth insulating layer (24) formed on a first surface of said second transparent substrate;

a second orientation layer (25) coated on said fourth insulating layer; and

a second orientation layer (42) formed on a second surface of said second transparent substrate.

8. The apparatus as set forth in claim 7, further comprising color filters (23) formed between said second transparent substrate and said fourth insulating layer.

Fig. 1




Fig. 2






Fig. 3




Fig. 4




Fig. 5






Fig. 6



*Fig. 7*



*Fig. 8*




Fig. 9




Fig. 10





Fig. 11



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 827 010 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
18.08.1999 Bulletin 1999/33

(51) Int. Cl.<sup>6</sup>: G02F 1/1343, G02F 1/1335

(43) Date of publication A2:  
04.03.1998 Bulletin 1998/10

(21) Application number: 97115115.4

(22) Date of filing: 01.09.1997

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE

(30) Priority: 30.08.1996 JP 23059696

(71) Applicant: NEC CORPORATION  
Tokyo (JP)


(72) Inventors:  
• Watanabe, Makoto  
Minato-ku, Tokyo (JP)  
• Watanabe, Takahiko  
Minato-ku, Tokyo (JP)

(74) Representative:  
Glawe, Delfs, Moll & Partner  
Patentanwälte  
Postfach 26 01 62  
80058 München (DE)

### (54) In-plane type liquid crystal display apparatus with increased numerical aperture

(57) In an in-plane liquid crystal display apparatus including a first transparent substrate (11) having a plurality of gate bus lines ( $GL_i$ ), a plurality of drain bus lines ( $DL_i$ ), a plurality of pixel electrodes ( $E_{ij}$ ) each connected via a switching element ( $Q_{ij}$ ) to one of the drain bus lines, and a common electrode (CE) on the first transparent substrate; a second transparent substrate (21); and a liquid crystal layer (3) interposed between the first and second transparent substrate, an optical shield layer (18, 18'), is formed on the first transparent substrate and covers the drain bus lines.

Fig. 5



EP 0 827 010 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 97 11 5115

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 699 939 A (HITACHI LTD) 6 March 1996 * column 6, line 42 - column 7, line 08; figure 13 * * column 10, line 34 - line 55 * * column 13, line 53 - column 15, line 55; figures 13-15 *	1-3,5,6	G02F1/1343 G02F1/1335
A	EP 0 644 452 A (HITACHI LTD) 22 March 1995 * column 18, line 07 - line 48; figure 5 *	1-3,7,8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			G02F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 25 June 1999	Examiner Diot, P
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/92 (P04C01)



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 97 11 5115

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

25-06-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0699939 A	06-03-1996	JP 10325961 A	08-12-1998
		US 5786876 A	28-07-1998
		CA 2180105 A	21-09-1995
		CN 1129035 A	14-08-1996
		WO 9525291 A	21-09-1995
EP 0644452 A	22-03-1995	CA 2132233 A	21-03-1995
		CN 1106544 A	09-08-1995
		JP 7159786 A	23-06-1995
		US 5600464 A	04-02-1997

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**THIS PAGE BLANK (USPTO)**